Filtry
  • Kolekcje
  • Typ pliku
  • Format treści
  • Autor
  • Tytuł
  • Temat i słowa kluczowe
  • Data wydania
  • Typ zasobu
  • Jezyk
  • Prawa do dysponowania publikacją

Szukana fraza: [Abstract = The main goal of the thesis is to develop a new modelling method at the system level, which can be applied to designing digital binary controllers whose behaviour may be specified with the statechart diagrams. Next, the controllers are directly implemented in programmable logic devices. Statechart diagrams are considered hierarchical concurrent finite state machines. In the proposed method, the functioning of a control system described with statecharts is translated into an equivalent model in VHDL language, which operates on registers and transfers between them, according to unique new encoding scheme . VHDL model can be an input to commercial software which realises synthesis and implementation in FPGA devices. In distinction from the commercial solution, which transforms statechart diagrams into behavioural model of VHDL language, author's proposition yields better to formal analysis. This advantage allows sophisticated optimization and model checking algorithms can easily be implemented. In the dissertation the algorithm that generates reachability graph is used as an introductory example. In this case, the symbolic state space is represented with the characteristic function and ROBDD.]

Wyników: 1

obiektów na stronie

Ta strona wykorzystuje pliki 'cookies'. Więcej informacji