Proceedings of the ACEP Workshop - Borowice (1992)
Logic verification is based on the comparison of a circuit behavioural specification with its structural realisation. It plays an important part in VLSI design. The circuit descriptions are expressed in a hardware description language. A modified language may simplify the verification process, e.g. the NODEN HDL. ; Logic verification is based on the transformation of different levels of circuit description. to a common, canonical form. Binary Decision Diagrams (BDD) are used for this purpose because of their capability to produce simple models for the results of arithmetic addition. Logic verification is a numerically complex task, which limits its usefulness. Parallel processing on a multi-transputer system can make it more attractive. It is proposed to introduce the parallel processing at the level of constructing the decision diagrams (BDD Engine).
Zielona Góra: Uniwersytet Zielonogórski
AMCS, volume 3, number 1 (1993) ; kliknij tutaj, żeby przejść
Biblioteka Uniwersytetu Zielonogórskiego
2025-07-14
2020-07-06
123
https://zbc.uz.zgora.pl/publication/63816
Nazwa wydania | Data |
---|---|
A BDD engine for logic verification | 2025-07-14 |
Kaczorek, Tadeusz (1932- ) Triggiani, Roberto- ed. Maksimov, Vyacheslav I. - ed.
Ling, Wei-Ming Rivera, Daniel E. Skliar, Mikhail - red. Ramirez, W. Fred - red.
Duever, Thomas A. Penlidis, Alexander Skliar, Mikhail - red. Ramirez, W. Fred - red.
Yin, K. Karen Li, Xing Bonde, John Richards, Carl Cholwek, Gary Skliar, Mikhail - red. Ramirez, W. Fred - red.
Klein, Eric J. Rivera, Sheyla L. Skliar, Mikhail - red. Ramirez, W. Fred - red.
Tholudur, Arun Ramirez, W. Fred Skliar, Mikhail - red. Ramirez, W. Fred - red.